

IEEE JOURNAL OF SOLID-STATE CIRCUITS

A PUBLICATION OF THE IEEE SOLID-STATE CIRCUITS SOCIETY



JANUARY 2011

VOLUME 46

NUMBER 1

IJSCBC

(ISSN 0018-9200)

SPECIAL ISSUE ON THE 2010 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE

Introduction to the Special Issue on the 2010 IEEE International Solid-State Circuits Conference	3
..... <i>K. Arimoto, K. Takeuchi, T. Karnik, K. A. A. Makinwa, and A. Burdett</i>	
<hr/>	
LOW-POWER DIGITAL PAPERS	
Design and Implementation of a Parallel Turbo-Decoder ASIC for 3GPP-LTE	8
..... <i>C. Studer, C. Benkeser, S. Belfanti, and Q. Huang</i>	
A Power-Efficient 32 bit ARM Processor Using Timing-Error Detection and Correction for Transient-Error Tolerance and Adaptation to PVT Variation	18
..... <i>D. Bull, S. Das, K. Shivashankar, G. S. Dasika, K. Flautner, and D. Blaauw</i>	
A 40 nm 222 mW H.264 Full-HD Decoding, 25 Power Domains, 14-Core Application Processor With x512b Stacked DRAM	32
..... <i>Y. Kikuchi, M. Takahashi, T. Maeda, M. Fukuda, Y. Koshio, H. Hara, H. Arakida, H. Yamamoto, Y. Hagiwara, T. Fujita, M. Watanabe, H. Ezawa, T. Shimazawa, Y. Ohara, T. Miyamori, M. Hamada, M. Takahashi, and Y. Oowaki</i>	
A 345 mW Heterogeneous Many-Core Processor With an Intelligent Inference Engine for Robust Object Recognition	42
..... <i>S. Lee, J. Oh, J. Park, J. Kwon, M. Kim, and H.-J. Yoo</i>	
<hr/>	
MEMORY PAPERS	
A 4 Mb LV MOS-Selected Embedded Phase Change Memory in 90 nm Standard CMOS Technology	52
..... <i>G. De Sandre, L. Bettini, A. Pirola, L. Marmonier, M. Pasotti, M. Borghi, P. Mattavelli, P. Zuliani, L. Scotti, G. Mastracchio, F. Bedeschi, R. Gastaldi, and R. Bez</i>	
A 45 nm SOI Embedded DRAM Macro for the POWER™ Processor 32 MByte On-Chip L3 Cache	64
..... <i>J. Barth, D. Plass, E. Nelson, C. Hwang, G. Fredeman, M. Sperling, A. Mathews, T. Kirihata, W. Reohr, K. Nair, and N. Cao</i>	
A 32 nm High-k Metal Gate SRAM With Adaptive Dynamic Stability Enhancement for Low-Voltage Operation	76
..... <i>P. Kolar, E. Karl, U. Bhattacharya, F. Hamzaoglu, H. Nho, Y.-G. Ng, Y. Wang, and K. Zhang</i>	
A 512kb 8T SRAM Macro Operating Down to 0.57 V With an AC-Coupled Sense Amplifier and Embedded Data-Retention-Voltage Sensor in 45 nm SOI CMOS	85
..... <i>M. Qazi, K. Stawiasz, L. Chang, and A. P. Chandrakasan</i>	
A 32-Gb MLC NAND Flash Memory With Vth Endurance Enhancing Schemes in 32 nm CMOS	97
..... <i>C. Lee, S.-K. Lee, S. Ahn, J. Lee, W. Park, Y. Cho, C. Jang, C. Yang, S. Chung, I.-S. Yun, B. Joo, B. Jeong, J. Kim, J. Kwon, H. Jin, Y. Noh, J. Ha, M. Sung, D. Choi, S. Kim, J. Choi, T. Jeon, H. Park, J.-S. Yang, and Y.-H. Koh</i>	
A 7 Gb/s/pin 1 Gbit GDDR5 SDRAM With 2.5 ns Bank to Bank Active Time and No Bank Group Restriction	107
..... <i>T.-Y. Oh, Y.-S. Sohn, S.-J. Bae, M.-S. Park, J.-H. Lim, Y.-K. Cho, D.-H. Kim, D.-M. Kim, H.-R. Kim, H.-J. Kim, J.-H. Kim, J.-K. Kim, Y.-S. Kim, B.-C. Kim, S.-H. Kwak, J.-H. Lee, J.-Y. Lee, C.-H. Shin, Y. Yang, B.-S. Cho, S.-Y. Bang, H.-J. Yang, Y.-R. Choi, G.-S. Moon, C.-G. Park, S.-W. Hwang, J.-D. Lim, K.-I. Park, J. S. Choi, and Y.-H. Jun</i>	

HIGH-PERFORMANCE DIGITAL PAPERS

A Family of 32 nm IA Processors	N. A. Kurd, S. Bhamidipati, C. Mozak, J. Miller, P. Mosalikanti, T. M. Wilson, A. El-Husseini, M. Neidengard, R. E. Aly, M. Nemani, M. Chowdhury, and R. Kumar	119
A 40 nm 16-Core 128-Thread SPARC SoC Processor	J. L. Shin, D. Huang, B. Petrick, C. Hwang, K. W. Tam, A. Smith, H. Pham, H. Li, T. Johnson, F. Schumacher, A. S. Leon, and A. Strong	131
POWER7™, a Highly Parallel, Scalable Multi-Core High End Server Processor	D. F. Wendel, R. Kalla, J. Warnock, R. Cargnoni, S. G. Chu, J. G. Clabes, D. Dreps, D. Hrusecky, J. Friedrich, S. Islam, J. Kahle, J. Leenstra, G. Mittal, J. Paredes, J. Pille, P. Restle, B. Sinharoy, G. Smith, W. J. Starke, S. Taylor, A. J. Van Norstrand, Jr., S. Weitzel, P. G. Williams, and V. Zyuban	145
An x86-64 Core in 32 nm SOI CMOS	R. Jotwani, S. Sundaram, S. Kosonocky, A. Schaefer, V. F. Andrade, A. Novak, and S. Naffziger	162
A 48-Core IA-32 Processor in 45 nm CMOS Using On-Die Message-Passing and DVFS for Performance and Power Scaling	J. Howard, S. Dighe, S. Vangal, G. Ruhl, N. Borkar, S. Jain, V. Erraguntla, M. Konow, M. Riepen, M. Gries, G. Droege, T. Lund-Larsen, S. Steibl, S. Borkar, V. De, and R. Van Der Wijngaert	173
Within-Die Variation-Aware Dynamic-Voltage-Frequency-Scaling With Optimal Core Allocation and Thread Hopping for the 80-Core TeraFLOPS Processor	S. Dighe, S. R. Vangal, P. Aseron, S. Kumar, T. Jacob, K. A. Bowman, J. Howard, J. Tschanz, V. Erraguntla, N. Borkar, V. K. De, and S. Borkar	184
A 45 nm Resilient Microprocessor Core for Dynamic Variation Tolerance	K. A. Bowman, J. W. Tschanz, S.-L. L. Lu, P. A. Aseron, M. M. Khellah, A. Raychowdhury, B. M. Geuskens, C. Tokunaga, C. B. Wilkerson, T. Karnik, and V. K. De	194

IMAGING, MEMS, MEDICAL, AND DISPLAYS PAPERS

A 30 μ W Analog Signal Processor ASIC for Portable Biopotential Signal Monitoring	R. F. Yazicioglu, S. Kim, T. Torfs, H. Kim, and C. Van Hoof	209
A 76 dB Ω 1.7 GHz 0.18 μ m CMOS Tunable TIA Using Broadband Current Pre-Amplifier for High Frequency Lateral MEMS Oscillators	H. M. Lavasani, W. Pan, B. Harrington, R. Abdolvand, and F. Ayazi	224
A 2.1 M Pixels, 120 Frame/s CMOS Image Sensor With Column-Parallel $\Delta\Sigma$ ADC Architecture	Y. Chae, J. Cheon, S. Lim, M. Kwon, K. Yoo, W. Jung, D.-H. Lee, S. Ham, and G. Han	236
A Range Image Sensor Based on 10- μ m Lock-In Pixels in 0.18- μ m CMOS Imaging Technology	D. Stoppa, N. Massari, L. Pancheri, M. Malfatti, M. Perenzoni, and L. Gonzo	248
A QVGA 143 dB Dynamic Range Frame-Free PWM Image Sensor With Lossless Pixel-Level Video Compression and Time-Domain CDS	C. Posch, D. M. Matolin, and R. Wohlgenannt	259

TECHNOLOGY DIRECTIONS PAPERS

A Fully Integrated $\Delta\Sigma$ ADC in Organic Thin-Film Transistor Technology on Flexible Plastic Foil	H. Marien, M. S. J. Steyaert, E. van Veenendaal, and P. Heremans	276
User Customizable Logic Paper (UCLP) With Sea-Of Transmission-Gates (SOTG) of 2-V Organic CMOS and Ink-Jet Printed Interconnects	K. Ishida, N. Masunaga, R. Takahashi, T. Sekitani, S. Shino, U. Zschieschang, H. Klauk, M. Takamiya, T. Someya, and T. Sakurai	285
Design Issues and Considerations for Low-Cost 3-D TSV IC Technology	G. Van der Plas, P. Limaye, I. Loi, A. Mercha, H. Oprins, C. Torregiani, S. Thijs, D. Linten, M. Stucchi, G. Katti, D. Velenis, V. Cherman, B. Vandeveld, V. Simons, I. De Wolf, R. Labie, D. Perry, S. Bronckers, N. Minas, M. Cupac, W. Ruythooren, J. Van Olmen, A. Phommahaxay, M. de Potter de ten Broeck, A. Opdebeeck, M. Rakowski, B. De Wachter, M. Dehan, M. Nelis, R. Agarwal, A. Pullini, F. Angiolini, L. Benini, W. Dehaene, Y. Travaly, E. Beyne, and P. Marchal	293
Demonstration of Integrated Micro-Electro-Mechanical Relay Circuits for VLSI Applications	M. Spencer, F. Chen, C. Wang, R. Nathanael, H. Fariborzi, A. Gupta, H. Kam, V. Pott, J. Jeon, T.-J. K. Liu, D. Marković, E. Alon, and V. Stojanović	308
An Implantable Optical Stimulation Delivery System for Actuating an Excitable Biosubstrate	K. Paralikar, P. Cong, O. Yizhar, L. Fenno, W. Santa, C. Nielsen, D. Dinsmoor, B. Hocken, G. O. Munns, J. Giftakis, K. Deisseroth, and T. Denison	321
A Battery-Less Thermoelectric Energy Harvesting Interface Circuit With 35 mV Startup Voltage	Y. K. Ramadass and A. P. Chandrakasan	333
Palm NMR and 1-Chip NMR	N. Sun, T.-J. Yoon, H. Lee, W. Andress, R. Weissleder, and D. Ham	342
A 3.9 mW 25-Electrode Reconfigured Sensor for Wearable Cardiac Monitoring System	L. Yan, J. Bae, S. Lee, T. Roh, K. Song, and H.-J. Yoo	353

In

THE
(I
advance
year sim
CIRCUIT
most rec
the ISS
7-11, 20
papers f
on peer

High-
tions em
signal p
poration
manager
applicat
digital v
cuits and
Cores, I
ISSCC 2

The f
tional 4
impleme
through
dard ach
This pap
energy e
as 553k

Low-
rier, ena
that app
et al., d
reaction
able low
(timing-
+ voltag
demonst
a 65 nm

The t
ware so
with H.
The pap
chip-on
with low
includin

Digital