

IEEE JOURNAL OF SOLID-STATE CIRCUITS

A PUBLICATION OF THE IEEE SOLID-STATE CIRCUITS SOCIETY



OCTOBER 2011

VOLUME 46

NUMBER 10

IJSCBC

(ISSN 0018-9200)

SPECIAL SECTION ON THE 32ND ANNUAL IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM

Introduction to the Special Section on the 32nd Annual IEEE Compound Semiconductor Integrated Circuit Symposium ..	
..... G. M. Rebeiz	2191

PAPERS

Metamorphic HEMT MMICs and Modules Operating Between 300 and 500 GHz	
..... A. Tessmann, A. Leuther, V. Hurm, I. Kallfass, H. Massler, M. Kuri, M. Riessle, M. Zink, R. Loesch, M. Seilmann-Eggebert, M. Schlechtweg, and O. Ambacher	2193
InP HBT IC Technology for Terahertz Frequencies: Fundamental Oscillators Up to 0.57 THz	
..... M. Seo, M. Urteaga, J. Hacker, A. Young, Z. Griffith, V. Jain, R. Pierson, P. Rowell, A. Skalare, A. Peralta, R. Lin, D. Pukala, and M. Rodwell	2203
Ultrahigh-Speed Low-Power DACs Using InP HBTs for Beyond-100-Gb/s/ch Optical Transmission Systems	
..... M. Nagatani, H. Nosaka, S. Yamanaka, K. Sano, and K. Murata	2215
A 2.4-V _{pp} 60-Gb/s CMOS Driver With Digitally Variable Amplitude and Pre-Emphasis Control at Multiple Peaking Frequencies	
..... R. A. Aroca, P. Schvan, and S. P. Voinigescu	2226

REGULAR PAPERS

Design and Analysis of a W-Band SiGe Direct-Detection-Based Passive Imaging Receiver	
..... L. Gilreath, V. Jain, and P. Heydari	2240
Digitally Assisted IIP2 Calibration for CMOS Direct-Conversion Receivers	
..... Y. Feng, G. Takemura, S. Kawaguchi, N. Itoh, and P. R. Kinget	2253
An Ultra-Low Voltage, Low-Noise, High Linearity 900-MHz Receiver With Digitally Calibrated In-Band Feed-Forward Interferer Cancellation in 65-nm CMOS	
..... A. Balankutty and P. R. Kinget	2268
An Ultra-Wideband Impulse-Radio Transceiver Chipset Using Synchronized-OOK Modulation	
..... M. Crepaldi, C. Li, J. R. Fernandes, and P. R. Kinget	2284
A Fast Phase Tracking ADPLL for Video Pixel Clock Generation in 65 nm CMOS Technology	
..... C.-C. Chung and C.-Y. Ko	2300



A Miniature 2 mW 4 bit 1.2 GS/s Delay-Line-Based ADC in 65 nm CMOS	<i>Y. M. Tousi and E. Afshari</i>	2312
A 0.6-V 82-dB 28.6- μ W Continuous-Time Audio Delta-Sigma Modulator	<i>J. Zhang, Y. Lian, L. Yao, and B. Shi</i>	2326
Design and Analysis of a Self-Oscillating Class D Audio Amplifier Employing a Hysteretic Comparator	<i>J. Lu and R. Gharpurey</i>	2336
A Wide-Load-Range Constant-Charge-Auto-Hopping Control Single-Inductor-Dual-Output Boost Regulator With Minimized Cross-Regulation	<i>X. Jing, P. K. T. Mok, and M. C. Lee</i>	2350
A Scalable Massively Parallel Processor for Real-Time Image Processing	<i>T. Kurafuji, M. Haraguchi, M. Nakajima, T. Nishijima, T. Tanizaki, H. Yamasaki, T. Sugimura, Y. Imai, M. Ishizaki, T. Kumaki, K. Murata, K. Yoshida, E. Shimomura, H. Noda, Y. Okuno, S. Kamiyo, T. Koide, H. J. Mattausch, and K. Arimoto</i>	2363
An Array-Based Odometer System for Statistically Significant Circuit Aging Characterization	<i>J. Keane, W. Zhang, and C. H. Kim</i>	2374
Capacitively Coupled Non-Contact Probing Circuits for Membrane-Based Wafer-Level Simultaneous Testing	<i>M. Daito, Y. Nakata, S. Sasaki, H. Gomyo, H. Kusamitsu, Y. Komoto, K. Iizuka, K. Ikeuchi, G. S. Kim, M. Takamiya, and T. Sakurai</i>	2386
Simultaneous Reverse Body and Negative Word-Line Biasing Control Scheme for Leakage Reduction of DRAM	<i>D.-S. Lee, Y.-H. Jun, and B.-S. Kong</i>	2396
A 0.5 V Operation V_{TH} Loss Compensated DRAM Word-Line Booster Circuit for Ultra-Low Power VLSI Systems	<i>S. Tanakamaru and K. Takeuchi</i>	2406
A 4.4 pJ/Access 80 MHz, 128 kbit Variability Resilient SRAM With Multi-Sized Sense Amplifier Redundancy	<i>V. Sharma, S. Cosemans, M. Ashouei, J. Huisken, F. Catthoor, and W. Dehaene</i>	2416
5T SRAM With Asymmetric Sizing for Improved Read Stability	<i>S. Nalam and B. H. Calhoun</i>	2431

