

# IEEE JOURNAL OF SOLID-STATE CIRCUITS

上海理工大学图书馆  
军工路516号邮编:200093

A PUBLICATION OF THE IEEE SOLID-STATE CIRCUITS SOCIETY



NOVEMBER 2011

VOLUME 46

NUMBER 11

IJSCBC

(ISSN 0018-9200)

## SPECIAL SECTION ON THE 2010 ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC2010)

New Associate Editor .....	<i>U. Moon</i>	2447
Introduction to the Special Section on the 2010 Asian Solid-State Circuits Conference (A-SSCC2010) .....	<i>M. Fukuma and M. Fukaiishi</i>	2448
PAPERS		
A 0.8-mW 5-bit 250-MS/s Time-Interleaved Asynchronous Digital Slope ADC .....	<i>P. J. A. Harpe, C. Zhou, K. Philips, and H. de Groot</i>	2450
Low-OSR Over-Ranging Hybrid ADC Incorporating Noise-Shaped Two-Step Quantizer .....	<i>O. Rajae, S. Takeuchi, M. Aniya, K. Hamashita, and U. Moon</i>	2458
A 20-MHz Bandwidth Continuous-Time Sigma-Delta Modulator With Jitter Immunity Improved Full Clock Period SCR (FSCR) DAC and High-Speed DWA .....	<i>J.-G. Jo, J. Noh, and C. Yoo</i>	2469
Zero-Crossing Detector Based Reconfigurable Analog System .....	<i>P. Lajevardi, A. P. Chandrakasan, and H.-S. Lee</i>	2478
Minimized Transient and Steady-State Cross Regulation in 55-nm CMOS Single-Inductor Dual-Output (SIDO) Step-Down DC-DC Converter .....	<i>Y.-H. Lee, T.-C. Huang, Y.-Y. Yang, W.-S. Chou, K.-H. Chen, C.-C. Huang, and Y.-H. Lin</i>	2488
A 65 nm Gate-Level Pipelined Self-Synchronous FPGA for High Performance and Variation Robust Operation .....	<i>B. Devlin, M. Ikeda, and K. Asada</i>	2500
A Sub-mW All-Digital Signal Component Separator With Branch Mismatch Compensation for OFDM LINC Transmitters .....	<i>T.-W. Chen, P.-Y. Tsai, J.-Y. Yu, and C.-Y. Lee</i>	2514
A 2 Gb/s 5.6 mW Digital LOS/NLOS Equalizer for the 60 GHz Band .....	<i>J.-H. Park, B. Richards, and B. Nikolić</i>	2524
A 28 nm Dual-Port SRAM Macro With Screening Circuitry Against Write-Read Disturb Failure Issues .....	<i>Y. Ishii, H. Fujiwara, S. Tanaka, Y. Tsukamoto, K. Nii, Y. Kihara, and K. Yanagisawa</i>	2535
A Digitized Replica Bitline Delay Technique for Random-Variation-Tolerant Timing Generation of SRAM Sense Amplifiers .....	<i>Y. Niki, A. Kawasumi, A. Suzuki, Y. Takeyama, O. Hirabayashi, K. Kushida, F. Tachibana, Y. Fujimura, and T. Yabe</i>	2545
A 30 Gb/s/Link 2.2 Tb/s/mm <sup>2</sup> Inductively-Coupled Injection-Locking CDR for High-Speed DRAM Interface .....	<i>Y. Take, N. Miura, and T. Kuroda</i>	2552




250 Mbps–5 Gbps Wide-Range CDR With Digital Vernier Phase Shifting and Dual-Mode Control in 0.13 $\mu\text{m}$ CMOS ..	2560
..... <i>S.-Y. Lee, H.-R. Lee, Y.-H. Kwak, W.-S. Choi, B.-J. Yoo, D. Shim, C. Kim, and D.-K. Jeong</i>	
A Quadrature Bandpass Continuous-Time Delta-Sigma Modulator for a Tri-Mode GSM-EDGE/UMTS/DVB-T Receiver ..	2571
..... <i>C.-Y. Ho, W.-S. Chan, Y.-Y. Lin, and T.-H. Lin</i>	
A 90 nm CMOS V-Band Low-Noise Active Balun With Broadband Phase-Correction Technique ..	2583
..... <i>H.-H. Chiang, F.-C. Huang, C.-S. Wang, and C.-K. Wang</i>	
A 2.3 $\mu\text{W}$ Wireless Intraocular Pressure/Temperature Monitor ..	2592
..... <i>Y.-C. Shih, T. Shen, and B. P. Otis</i>	

REGULAR PAPERS

A 280-GHz Schottky Diode Detector in 130-nm Digital CMOS ..	2602
..... <i>R. Han, Y. Zhang, D. Coquillat, H. Videlier, W. Knap, E. Brown, and K. K. O</i>	
Fully Integrated Switch-LNA Front-End IC Design in CMOS: A Systematic Approach for WLAN ..	2613
..... <i>A. Madan, M. J. McPartlin, Z.-F. Zhou, C.-W. P. Huang, C. Masse, and J. D. Cressler</i>	
A 0.24-nJ/bit Super-Regenerative Pulsed UWB Receiver in 0.18- $\mu\text{m}$ CMOS ..	2623
..... <i>P. E. Thoppay, C. Dehollain, M. M. Green, and M. J. Declercq</i>	
A Low Phase Noise Quadrature Injection Locked Frequency Synthesizer for MM-Wave Applications ..	2635
..... <i>A. Musa, R. Murakami, T. Sato, W. Chaivipas, K. Okada, and A. Matsuzawa</i>	
A Distributed Oscillator Based All-Digital PLL With a 32-Phase Embedded Phase-to-Digital Converter ..	2650
..... <i>K. Takinami, R. Strandberg, P. C. P. Liang, G. Le Grand de Mercey, T. Wong, and M. Hassibi</i>	
A 12-bit, 45-MS/s, 3-mW Redundant Successive-Approximation-Register Analog-to-Digital Converter With Digital Calibration ..	2661
..... <i>W. Liu, P. Huang, and Y. Chiu</i>	
A Digitally Corrected 5-mW 2-MS/s SC $\Delta\Sigma$ ADC in 0.25- $\mu\text{m}$ CMOS With 94-dB SFDR ..	2673
..... <i>K. A. O'Donoghue, P. J. Hurst, and S. H. Lewis</i>	
Rail-to-Rail, Linear Hot-Electron Injection Programming of Floating-Gate Voltage Bias Generators at 13-Bit Resolution ..	2685
..... <i>C. Huang, P. Sarkar, and S. Chakrabarty</i>	
A Single-Trim CMOS Bandgap Reference With a $3\sigma$ Inaccuracy of $\pm 0.15\%$ From $-40^\circ\text{C}$ to $125^\circ\text{C}$ ..	2693
..... <i>G. Ge, C. Zhang, G. Hoogzaad, and K. A. A. Makinwa</i>	
Characterization of Dynamic SRAM Stability in 45 nm CMOS ..	2702
..... <i>S. O. Toh, Z. Guo, T.-J. K. Liu, and B. Nikolić</i>	
A 250 mV 8 kb 40 nm Ultra-Low Power 9T Supply Feedback SRAM (SF-SRAM) ..	2713
..... <i>A. Teman, L. Pergament, O. Cohen, and A. Fish</i>	

PATENT ABSTRACTS ..	2727
---------------------	------



I  
J  
bring  
mana

Digi



memb