

IEEE JOURNAL OF SOLID-STATE CIRCUITS

A PUBLICATION OF THE IEEE SOLID-STATE CIRCUITS SOCIETY



MARCH 2011

VOLUME 46

NUMBER 3

IJSCBC

(ISSN 0018-9200)

Associate Editor Retiring	<i>U. Moon</i>	550
REGULAR PAPERS		
A Wideband Receiver for Multi-Gbit/s Communications in 65 nm CMOS	<i>F. Vecchi, S. Bozzola, E. Temporiti, D. Guermandi, M. Pozzoni, M. Repossi, M. Cusmai, U. Decanis, A. Mazzanti, and F. Svelto</i>	551
An X- and Ku-Band Wideband Recursive Receiver MMIC With Gain-Reuse	<i>D. Ma, F. F. Dai, R. C. Jaeger, and J. D. Irwin</i>	562
A Low-IF/Zero-IF Reconfigurable Analog Baseband IC With an I/Q Imbalance Cancellation Scheme	<i>M. Kitsunezuka, T. Tokairin, T. Maeda, and M. Fukaiishi</i>	572
High Power Terahertz and Millimeter-Wave Oscillator Design: A Systematic Approach	<i>O. Momeni and E. Afshari</i>	583
A Single-Chip 125-MHz to 32-GHz Signal Source in 0.18- μ m SiGe BiCMOS	<i>S.-A. Yu, Y. Baeyens, J. Weiner, U.-V. Koc, M. Rambaud, F.-R. Liao, Y.-K. Chen, and P. R. Kinget</i>	598
A 2.4 GHz Wideband Open-Loop GFSK Transmitter With Phase Quantization Noise Cancellation	<i>P.-E. Su and S. Pamarti</i>	615
A Wideband 3.6 GHz Digital $\Delta\Sigma$ Fractional-N PLL With Phase Interpolation Divider and Digital Spur Cancellation	<i>M. Zanuso, S. Levantino, C. Samori, and A. L. Lacaita</i>	627
A Continuous Time Multi-Bit $\Delta\Sigma$ ADC Using Time Domain Quantizer and Feedback Element	<i>V. Dhanasekaran, M. Gambhir, M. M. Elsayed, E. Sánchez-Sinencio, J. Silva-Martinez, C. Mishra, L. Chen, and E. J. Pankratz</i>	639
A 21 fJ/Conversion-Step 100 kS/s 10-bit ADC With a Low-Noise Time-Domain Comparator for Low-Power Sensor Interface	<i>S.-K. Lee, S.-J. Park, H.-J. Park, and J.-Y. Sim</i>	651
A 1-V Process-Insensitive Current-Scalable Two-Stage Opamp With Enhanced DC Gain and Settling Behavior in 65-nm Digital CMOS	<i>M. Taherzadeh-Sani and A. A. Hamoui</i>	660
FLIP-Q: A QCIF Resolution Focal-Plane Array for Low-Power Image Processing	<i>J. Fernández-Berni, R. Carmona-Galán, and L. Carranza-González</i>	669
A 100 MHz Ladder FeRAM Design With Capacitance-Coupled-Bitline (CCB) Cell	<i>D. Takashima, Y. Nagadomi, and T. Ozaki</i>	681
A Sensing Noise Compensation Bit Line Sense Amplifier for Low Voltage Applications	<i>M. J. Lee</i>	690
P-P-N Based 10T SRAM Cell for Low-Leakage and Resilient Subthreshold Operation	<i>C.-H. Lo and S.-Y. Huang</i>	695
COMMENTS AND CORRECTIONS		
Correction to "A Power-Efficient 32 bit ARM Processor Using Timing-Error Detection and Correction for Transient-Error Tolerance and Adaptation to PVT Variation"	<i>D. Bull, S. Das, K. Shivashankar, G. S. Dasika, K. Flautner, and D. Blaauw</i>	705
PATENT ABSTRACTS		706