

s JOURNAL
r copies of

IEEE JOURNAL OF SOLID-STATE CIRCUITS

A PUBLICATION OF THE IEEE SOLID-STATE CIRCUITS SOCIETY



SEPTEMBER 2010 VOLUME 45 NUMBER 9 IJSCBC (ISSN 0018-9200)

SPECIAL SECTION ON THE 23RD BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING

Introduction to the Special Issue on the 23rd Bipolar/BiCMOS Circuits and Technology Meeting	<i>J.-B. Begueret</i>	1643
A Subharmonic Receiver in SiGe Technology for 122 GHz Sensor Applications	<i>K. Schmalz, W. Winkler, J. Borngräber, W. Debski, B. Heinemann, and J. C. Scheytt</i>	1644
An Integrated 0.6–4.6 GHz, 5–7 GHz, 10–14 GHz, and 20–28 GHz Frequency Synthesizer for Software-Defined Radio Applications	<i>S. A. Osmany, F. Herzel, and J. C. Scheytt</i>	1657
An X-Band Transformer-Coupled Varactor-Less Quadrature Current-Controlled Oscillator in 0.18 μm SiGe BiCMOS Technology	<i>X. Geng and F. F. Dai</i>	1669
A 0.13 μm SiGe BiCMOS Technology Featuring f_T/f_{max} of 240/330 GHz and Gate Delays Below 3 ps	<i>H. Rücker, B. Heinemann, W. Winkler, R. Barth, J. Borngräber, J. Drews, G. G. Fischer, A. Fox, T. Grabolla, U. Haak, D. Knoll, F. Korndörfer, A. Mai, S. Marschmeyer, P. Schley, D. Schmidt, J. Schmidt, M. A. Schubert, K. Schulz, B. Tillack, D. Wolansky, and Y. Yamamoto</i>	1678
Parametric Mismatch Characterization for Mixed-Signal Technologies	<i>H. Tuinhout, N. Wils, and P. Andricciola</i>	1687

REGULAR PAPERS

A 60 GHz Phase Shifter Integrated With LNA and PA in 65 nm CMOS for Phased Array Systems	<i>Y. Yu, P. G. M. Baltus, A. de Graauw, E. van der Heijden, C. S. Vaucher, and A. H. M. van Roermund</i>	1697
Low-Power Quadrature Receivers for ZigBee (IEEE 802.15.4) Applications	<i>M. Tedeschi, A. Liscidini, and R. Castello</i>	1710
A 60-GHz OOK Receiver With an On-Chip Antenna in 90 nm CMOS	<i>K. Kang, F. Lin, D.-D. Pham, J. Brinkhoff, C.-H. Heng, Y. X. Guo, and X. Yuan</i>	1720
Discrete-Time Mixing Receiver Architecture for RF-Sampling Software-Defined Radio	<i>Z. Ru, E. A. M. Klumperink, and B. Nauta</i>	1732
Far-Field On-Chip Antennas Monolithically Integrated in a Wireless-Powered 5.8-GHz Downlink/UWB Uplink RFID Tag in 0.18- μm Standard CMOS	<i>S. Radiom, M. Baghaei-Nejad, K. Mohammadpour-Aghdam, G. A. E. Vandenbosch, L.-R. Zheng, and G. G. E. Gielen</i>	1746



An Ultralow-Power Receiver for Wireless Sensor Networks	<i>J. Ayers, K. Mayaram, and T. S. Fiez</i>	1759
Current-Mode, WCDMA Channel Filter With In-Band Noise Shaping	<i>A. Pirola, A. Liscidini, and R. Castello</i>	1770
A Floating-Gate-Based Field-Programmable Analog Array		
..... <i>A. Basu, S. Brink, C. Schlottmann, S. Ramakrishnan, C. Petre, S. Koziol, F. Baskaya, C. M. Twigg, and P. Hasler</i>		1781
A 25 MHz Bandwidth 5th-Order Continuous-Time Low-Pass Sigma-Delta Modulator With 67.7 dB SNDR Using Time-Domain Quantization and Feedback		
..... <i>C.-Y. Lu, M. Onabajo, V. Gadde, Y.-C. Lo, H.-P. Chen, V. Periasamy, and J. Silva-Martinez</i>		1795
Spur Reduction Techniques for Phase-Locked Loops Exploiting A Sub-Sampling Phase Detector		
..... <i>X. Gao, E. A. M. Klumperink, G. Socci, M. Bohsalii, and B. Nauta</i>		1809
A Low-Phase-Noise Multi-Phase Oscillator Based on Left-Handed LC-Ring	<i>G. Li and E. Afshari</i>	1822
Distributed Parametric Resonator: A Passive CMOS Frequency Divider	<i>W. Lee and E. Afshari</i>	1834
A 1.3-GHz 350-mW Hybrid Direct Digital Frequency Synthesizer in 90-nm CMOS		
..... <i>H. C. Yeoh, J.-H. Jung, Y.-H. Jung, and K.-H. Baek</i>		1845
A High-Speed Low-Power Multi-VDD CMOS/SIMOX SRAM With LV-TTL Level Input/Output Pins—Write/Read Assist Techniques for 1-V Operated Memory Cells	<i>N. Shibata, M. Watanabe, and H. Okiyama</i>	1856
A 9-bit, 14 μ W and 0.06 mm ² Pulse Position Modulation ADC in 90 nm Digital CMOS		
..... <i>S. Naraghi, M. Courcy, and M. P. Flynn</i>		1870
A High-Speed Current-Mode Data Driver With Push-Pull Transient Current Feedforward for Full-HD AMOLED Displays	<i>Y.-J. Jeon, J.-Y. Jeon, Y.-S. Son, J. Huh, and G.-H. Cho</i>	1881
A 6- μ W Chip-Area-Efficient Output-Capacitorless LDO in 90-nm CMOS Technology	<i>J. Guo and K. N. Leung</i>	1896
An Efficiency-Enhanced Auto-Reconfigurable $2 \times 3 \times 3$ SC Charge Pump for Transcutaneous Power Transmission		
..... <i>X. Zhang and H. Lee</i>		1906
An Integrated ISFETs Instrumentation System in Standard CMOS Technology		
..... <i>W. P. Chan, B. Premanode, and C. Toumazou</i>		1923
A 64 Channel Programmable Closed-Loop Neurostimulator With 8 Channel Neural Amplifier and Logarithmic ADC		
..... <i>J. Lee, H.-G. Rhew, D. R. Kipke, and M. P. Flynn</i>		1935
An Integrated 256-Channel Epiretinal Prosthesis	<i>K. Chen, Z. Yang, L. Hoang, J. Weiland, M. Humayun, and W. Liu</i>	1946

I
Bip
T HE
SO
of papers
and Tech
extended
2009, in
The p
sented a
member
chairmen
has beco
over ma
cuits an
devices.
in this S
them de
The pap
The C
on a 12
harmon
push V
monic
technol
paper.
SDR a
quadra
5-7 G

Digit



and
IEEE
cuits
held
Pap
at th