

# IEEE JOURNAL OF SOLID-STATE CIRCUITS

A PUBLICATION OF THE IEEE SOLID-STATE CIRCUITS SOCIETY



APRIL 2010

VOLUME 45

NUMBER 4

IJSCBC

(ISSN 0018-9200)

## SPECIAL ISSUE ON THE 2009 SYMPOSIUM ON VLSI CIRCUITS

Introduction to the 2009 Symposium on VLSI Circuits .....	<i>M. Mizuno and A. Amerasekera</i>	695
A Fifth-Order Continuous-Time Delta-Sigma Modulator With Single-Opamp Resonator .....	<i>K. Matsukawa, Y. Mitani, M. Takayama, K. Obata, S. Doshio, and A. Matsuzawa</i>	697
A Background Self-Calibrated 6b 2.7 GS/s ADC With Cascade-Calibrated Folding-Interpolating Architecture .....	<i>Y. Nakajima, A. Sakaguchi, T. Ohkido, N. Kato, T. Matsumoto, and M. Yotsuyanagi</i>	707
Design of a 79 dB 80 MHz 8X-OSR Hybrid Delta-Sigma/Pipelined ADC .....	<i>O. Rajaei, T. Musah, N. Maghari, S. Takeuchi, M. Aniya, K. Hamashita, and U. Moon</i>	719
A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure .....	<i>C.-C. Liu, S.-J. Chang, G.-Y. Huang, and Y.-Z. Lin</i>	731
A 20 mV Input Boost Converter With Efficient Digital Control for Thermoelectric Energy Harvesting .....	<i>E. J. Carlson, K. Strunz, and B. P. Otis</i>	741
Multi-Phase 1 GHz Voltage Doubler Charge-Pump in 32 nm Logic Process .....	<i>D. Somasekhar, B. Srinivasan, G. Pandya, F. Hamzaoglu, M. Khellah, T. Karnik, and K. Zhang</i>	751
A 0.5 V Sub-Microwatt CMOS Image Sensor With Pulse-Width Modulation Read-Out .....	<i>S. Hanson, Z. Foo, D. Blaauw, and D. Sylvester</i>	759
A Fractional- <i>N</i> PLL for Multiband (0.8–6 GHz) Communications Using Binary-Weighted D/A Differentiator and Offset-Frequency $\Delta$ - $\Sigma$ Modulator .....	<i>H.-Y. Jian, Z. Xu, Y.-C. Wu, and M.-C. F. Chang</i>	768
A Phase-Selecting Digital Phase-Locked Loop With Bandwidth Tracking in 65-nm CMOS Technology .....	<i>P.-H. Hsieh, J. Maxey, and C.-K. K. Yang</i>	781
187 MHz Subthreshold-Supply Charge-Recovery FIR .....	<i>W.-H. Ma, J. C. Kao, V. S. Sathé, and M. C. Papaefthymiou</i>	793
A Micro-Power EEG Acquisition SoC With Integrated Feature-Extraction Processor for a Chronic Seizure Detection System .....	<i>N. Verma, A. Shoenb, J. Bohorquez, J. Dawson, J. Guttag, and A. P. Chandrakasan</i>	804
An All-In-One Silicon Odometer for Separately Monitoring HCI, BTI, and TDDB .....	<i>J. Keane, X. Wang, D. Persaud, and C. H. Kim</i>	817
A 12-Bit Vernier Ring Time-to-Digital Converter in 0.13 $\mu$ m CMOS Technology .....	<i>J. Yu, F. F. Dai, and R. C. Jaeger</i>	830
An Efficient 10GBASE-T Ethernet LDPC Decoder Design With Low Error Floors .....	<i>Z. Zhang, V. Anantharam, M. J. Wainwright, and B. Nikolic</i>	843
3-D System Integration of Processor and Multi-Stacked SRAMs Using Inductive-Coupling Link .....	<i>M. Saen, K. Osada, Y. Okuma, K. Niitsu, Y. Shimazaki, Y. Sugimori, Y. Kohama, K. Kasuga, I. Nonomura, N. Irie, T. Hattori, A. Hasegawa, and T. Kuroda</i>	856



A 4 kb Metal-Fuse OTP-ROM Macro Featuring a 2 V Programmable $1.37 \mu\text{m}^2$ 1T1R Bit Cell in 32 nm High-k Metal-Gate CMOS .....	<i>S. H. Kulkarni, Z. Chen, J. He, L. Jiang, M. B. Pedersen, and K. Zhang</i>	863
A 32-Mb SPRAM With 2T1R Memory Cell, Localized Bi-Directional Write Driver And '1'/'0' Dual-Array Equalized Reference Scheme .....	<i>R. Takemura, T. Kawahara, K. Miura, H. Yamamoto, J. Hayakawa, N. Matsuzaki, K. Ono, M. Yamanouchi, K. Ito, H. Takahashi, S. Ikeda, H. Hasegawa, H. Matsuoka, and H. Ohno</i>	869
A 31 ns Random Cycle VCAT-Based $4\text{F}^2$ DRAM With Manufacturability and Enhanced Cell Efficiency .....	<i>K.-W. Song, J.-Y. Kim, J.-M. Yoon, S. Kim, H. Kim, H.-W. Chung, H. Kim, K. Kim, H.-W. Park, H. C. Kang, N.-K. Tak, D. Park, W.-S. Kim, Y.-T. Lee, Y. C. Oh, G.-Y. Jin, J. Yoo, D. Park, K. Oh, C. Kim, and Y.-H. Jun</i>	880
A 4.3 GB/s Mobile Memory Interface With Power-Efficient Bandwidth Scaling .....	<i>B. Leibowitz, R. Palmer, J. Poulton, Y. Frans, S. Li, J. Wilson, M. Bucher, A. M. Fuller, J. Eyles, M. Aleksić, T. Greer, and N. M. Nguyen</i>	889
A 0.6 mW/Gb/s, 6.4–7.2 Gb/s Serial Link Receiver Using Local Injection-Locked Ring Oscillators in 90 nm CMOS ....	<i>K. Hu, T. Jiang, J. Wang, F. O'Mahony, and P. Y. Chiang</i>	899
A 21-Gb/s 87-mW Transceiver With FFE/DFE/Analog Equalizer in 65-nm CMOS Technology ....	<i>H. Wang and J. Lee</i>	909
A $0.2 \text{ mm}^2$ , 27 Mbps 3 mW ADC/FFT-Less FDM BAN Receiver With Energy Exploitation Capability .....	<i>H. Ishizaki and M. Mizuno</i>	921
A 77 GHz 90 nm CMOS Transceiver for FMCW Radar Applications .....	<i>T. Mitomo, N. Ono, H. Hoshino, Y. Yoshihara, O. Watanabe, and I. Seto</i>	928

IEEE TRANSACTIONS ON ELECTRONIC PACKAGING

Volume 31, Number 1, February 2009

ISSN: 1547-7187

CODEN: TEPACK

DOI: 10.1109/TEP.2009.4800000

Copyright © 2009 IEEE

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, without the prior written permission of IEEE Publishing Services Department.

IEEE is a registered trademark of the Institute of Electrical and Electronics Engineers, Inc.

IEEE Press is a registered trademark of the Institute of Electrical and Electronics Engineers, Inc.

IEEE Transactions on Electronic Packaging is a registered trademark of the Institute of Electrical and Electronics Engineers, Inc.

IEEE Transactions on Electronic Packaging is published by the Institute of Electrical and Electronics Engineers, Inc.

IEEE Transactions on Electronic Packaging is published quarterly.

IEEE Transactions on Electronic Packaging is published by the Institute of Electrical and Electronics Engineers, Inc.

IEEE Transactions on Electronic Packaging is published by the Institute of Electrical and Electronics Engineers, Inc.

IEEE Transactions on Electronic Packaging is published by the Institute of Electrical and Electronics Engineers, Inc.

IEEE Transactions on Electronic Packaging is published by the Institute of Electrical and Electronics Engineers, Inc.

IEEE Transactions on Electronic Packaging is published by the Institute of Electrical and Electronics Engineers, Inc.

IEEE Transactions on Electronic Packaging is published by the Institute of Electrical and Electronics Engineers, Inc.

IEEE Transactions on Electronic Packaging is published by the Institute of Electrical and Electronics Engineers, Inc.

IEEE Transactions on Electronic Packaging is published by the Institute of Electrical and Electronics Engineers, Inc.

IEEE Transactions on Electronic Packaging is published by the Institute of Electrical and Electronics Engineers, Inc.

IEEE Transactions on Electronic Packaging is published by the Institute of Electrical and Electronics Engineers, Inc.

IEEE Transactions on Electronic Packaging is published by the Institute of Electrical and Electronics Engineers, Inc.

