

IEEE JOURNAL OF SOLID-STATE CIRCUITS

A PUBLICATION OF THE IEEE SOLID-STATE CIRCUITS SOCIETY



DECEMBER 2011

VOLUME 46

NUMBER 12

IJSCBC

(ISSN 0018-9200)

SPECIAL ISSUE ON THE 2011 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE

Introduction to the Special Issue on the 2011 IEEE International Solid-State Circuits Conference	2739
..... <i>J. Savoj, Y. Manoli, H. Darabi, Y. Palaskas, and M. Moyal</i>	
ANALOG PAPERS	
A 2.9–4.0-GHz Fractional-N Digital PLL With Bang-Bang Phase Detector and 560-fs _{rms} Integrated Jitter at 4.5-mW Power	2745
..... <i>D. Tasca, M. Zanuso, G. Marzin, S. Levantino, C. Samori, and A. L. Lacaita</i>	
A 0.4-to-3 GHz Digital PLL With PVT Insensitive Supply Noise Cancellation Using Deterministic Background Calibration	2759
..... <i>A. Elshazly, R. Inti, W. Yin, B. Young, and P. K. Hanumolu</i>	
A 1.2-A Buck-Boost LED Driver With On-Chip Error Averaged SenseFET-Based Current Sensing Technique	2772
..... <i>S. Rao, Q. Khan, S. Bang, D. Swank, A. Rao, W. McIntyre, and P. K. Hanumolu</i>	
True Filterless Class-D Audio Amplifier	2784
..... <i>M. A. Teplechuk, T. Gribben, and C. Amadi</i>	
A Current-Feedback Instrumentation Amplifier With a Gain Error Reduction Loop and 0.06% Untrimmed Gain Error ..	2794
..... <i>R. Wu, J. H. Huijsing, and K. A. A. Makinwa</i>	
20 μ A to 100 mA DC–DC Converter With 2.8–4.2 V Battery Supply for Portable Applications in 45 nm CMOS	2807
..... <i>S. Bandyopadhyay, Y. K. Ramadass, and A. P. Chandrakasan</i>	
DATA CONVERTER PAPERS	
A 480 mW 2.6 GS/s 10b Time-Interleaved ADC With 48.5 dB SNDR up to Nyquist in 65 nm CMOS	2821
..... <i>K. Doris, E. Janssen, C. Nani, A. Zanicopoulos, and G. van der Weide</i>	
An 800 MS/s Dual-Residue Pipeline ADC in 40 nm CMOS	2834
..... <i>D. Vecchi, J. Mulder, F. M. L. van der Goes, J. R. Westra, E. Ayranci, C. M. Ward, J. Wan, and K. Bult</i>	
A 12-Bit 1.25-GS/s DAC in 90 nm CMOS With >70 dB SFDR up to 500 MHz	2845
..... <i>W.-H. Tseng, C.-W. Fan, and J.-T. Wu</i>	
A 4 GHz Continuous-Time $\Delta\Sigma$ ADC With 70 dB DR and –74 dBFS THD in 125 MHz BW	2857
..... <i>M. Bolatkale, L. J. Breems, R. Rutten, and K. A. A. Makinwa</i>	
An 8.5 mW Continuous-Time $\Delta\Sigma$ Modulator With 25 MHz Bandwidth Using Digital Background DAC Linearization to Achieve 63.5 dB SNDR and 81 dB SFDR	2869
..... <i>J. G. Kauffman, P. Witte, J. Becker, and M. Ortmanns</i>	
A Third-Order DT $\Delta\Sigma$ Modulator Using Noise-Shaped Bi-Directional Single-Slope Quantizer	2882
..... <i>N. Maghari and U. Moon</i>	
Digital Approaches to ISI-Mitigation in High-Resolution Oversampled Multi-Level D/A Converters	2892
..... <i>L. Risbo, R. Hezar, B. Kelleci, H. Kiper, and M. Fares</i>	

Spur-Free Multirate All-Digital PLL for Mobile Phones in 65 nm CMOS	<i>R. B. Staszewski, K. Waheed, F. Dülger, and O. E. Eliezer</i>	2904
A Low-Power Process-Scalable Super-Heterodyne Receiver With Integrated High- <i>Q</i> Filters	<i>A. Mirzaei, H. Darabi, and D. Murphy</i>	2920
Spatial Interferer Rejection in a Four-Element Beamforming Receiver Front-End With a Switched-Capacitor Vector Modulator	<i>M. C. M. Soer, E. A. M. Klumperink, B. Nauta, and F. E. van Vliet</i>	2933
A Low-Noise Quadrature VCO Based on Magnetically Coupled Resonators and a Wideband Frequency Divider at Millimeter Waves	<i>U. Decanis, A. Ghilioni, E. Monaco, A. Mazzanti, and F. Svelto</i>	2943
A 60 GHz Antenna-Referenced Frequency-Locked Loop in 0.13 μm CMOS for Wireless Sensor Networks	<i>K.-K. Huang and D. D. Wentzloff</i>	2956
A Broadband mm-Wave and Terahertz Traveling-Wave Frequency Multiplier on CMOS	<i>O. Momeni and E. Afshari</i>	2966
A Switched-Capacitor RF Power Amplifier	<i>S.-M. Yoo, J. S. Walling, E. C. Woo, B. Jann, and D. J. Allstot</i>	2977

WIRELESS COMMUNICATION PAPERS

A 60-GHz 16QAM/8PSK/QPSK/BPSK Direct-Conversion Transceiver for IEEE802.15.3c	<i>K. Okada, N. Li, K. Matsushita, K. Bunsen, R. Murakami, A. Musa, T. Sato, H. Asada, N. Takayama, S. Ito, W. Chaivipas, R. Minami, T. Yamaguchi, Y. Takeuchi, H. Yamagishi, M. Noda, and A. Matsuzawa</i>	2988
A 65-nm CMOS Fully Integrated Transceiver Module for 60-GHz Wireless HD Applications	<i>A. Siligaris, O. Richard, B. Martineau, C. Mounet, F. Chaix, R. Ferragut, C. Dehos, J. Lanteri, L. Dussopt, S. D. Yamamoto, R. Pilard, P. Busson, A. Cathelin, D. Belot, and P. Vincent</i>	3005
A 65 nm CMOS 4-Element Sub-34 mW/Element 60 GHz Phased-Array Transceiver	<i>M. Tabesh, J. Chen, C. Marcu, L. Kong, S. Kang, A. M. Niknejad, and E. Alon</i>	3018
W-Band BPSK and QPSK Transceivers With Costas-Loop Carrier Recovery in 65-nm CMOS Technology	<i>S.-J. Huang, Y.-C. Yeh, H. Wang, P.-N. Chen, and J. Lee</i>	3033
A SAW-Less GSM/GPRS/EDGE Receiver Embedded in 65-nm SoC	<i>C.-Y. Yu, I. S.-C. Lu, Y.-H. Chen, L.-C. Cho, C.-H. E. Sun, C.-C. Tang, H.-H. Chang, W.-C. Lee, S.-J. Huang, T.-H. Wu, C.-S. Chiu, and G. Chien</i>	3047
A Low-Power GSM/EDGE/WCDMA Polar Transmitter in 65-nm CMOS	<i>M. Youssef, A. Zolfaghari, B. Mohammadi, H. Darabi, and A. A. Abidi</i>	3061
A Multifrequency Passive Sensing Tag With On-Chip Temperature Sensor and Off-Chip Sensor Interface Using EPC HF and UHF RFID Technology	<i>H. Reinisch, M. Wiessflecker, S. Gruber, H. Unterassinger, G. Hofer, M. Klamminger, W. Pribyl, and G. Holweg</i>	3075

WIRELINE COMMUNICATION PAPERS

11.3 Gbps CMOS SONET Compliant Transceiver for Both RZ and NRZ Applications	<i>N. Kocaman, A. Garg, B. Raghavan, D. Cui, A. Vasani, K. Tang, D. Pi, H. Tong, S. Fallahi, W. Zhang, U. Singh, J. Cao, B. Zhang, and A. Momtaz</i>	3089
A 10:4 MUX and 4:10 DEMUX Gearbox LSI for 100-Gigabit Ethernet Link	<i>G. Ono, K. Watanabe, T. Muto, H. Yamashita, K. Fukuda, N. Masuda, R. Nemoto, E. Suzuki, T. Takemoto, F. Yuki, M. Yagyu, H. Toyoda, M. Kono, A. Kambe, S. Umai, T. Saito, and S. Nishimura</i>	3101
A 12.5+12.5 Gb/s Full-Duplex Plastic Waveguide Interconnect	<i>S. Fukuda, Y. Hino, S. Ohashi, T. Takeda, H. Yamagishi, S. Shinke, K. Komori, M. Uno, Y. Akiyama, K. Kawasaki, and A. Hajimiri</i>	3113
A 1.0625 ~ 14.025 Gb/s Multi-Media Transceiver With Full-Rate Source-Series-Terminated Transmit Driver and Floating-Tap Decision-Feedback Equalizer in 40 nm CMOS	<i>F. Zhong, S. Quan, W. Liu, P. Aziz, T. Jing, J. Dong, C. Desai, H. Gao, M. Garcia, G. Hom, T. Huynh, H. Kimura, R. Kothari, L. Li, C. Liu, S. Lowrie, K. Ling, A. Malipatil, R. Narayan, T. Prokop, C. Palusa, A. Rajashekar, A. Sinha, C. Zhong, and E. Zhang</i>	3126
An Adaptation Engine for a 2x Blind ADC-Based CDR in 65 nm CMOS	<i>B. Abiri, A. Sheikholeslami, H. Tamura, and M. Kibune</i>	3140
A 0.5-to-2.5 Gb/s Reference-Less Half-Rate Digital CDR With Unlimited Frequency Acquisition Range and Improved Input Duty-Cycle Error Tolerance	<i>R. Inti, W. Yin, A. Elshazly, N. Sasidhar, and P. K. Hanumolu</i>	3150
A TDC-Less 7 mW 2.5 Gb/s Digital CDR With Linear Loop Dynamics and Offset-Free Data Recovery	<i>W. Yin, R. Inti, A. Elshazly, M. Talegaonkar, B. Young, and P. K. Hanumolu</i>	3163

2011 INDEX		3175
------------------	--	------